Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
S 1	6	(("6336998") or ("5685009") or ("5611063") or ("5568646") or ("6076155") or ("5781457")).PN.	US-PGPUB; USPAT; USOCR; EPO; JPO; IBM_TDB	OR	OFF ·	2004/06/27 18:18
S2 .	6	(("6366998") or ("5685009") or ("5611063") or ("5568646") or ("6076155") or ("5781457")).PN.	US-PGPUB; USPAT; USOCR; EPO; JPO; IBM_TDB	OR	OFF	2004/06/27 18:19
S3	150	((712/222).CCLS.) and (floating adj1 point)	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	OFF	2004/11/30 16:15
S4	0	(floating adj1 point adj1 registers) and ((instruction adj1 set) near4 (mode adj1 identifier))	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	OFF	2002/09/24 11:48
S5	0	(floating adj1 point) and ((instruction adj1 set) near4 (mode adj1 identifier))	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	OFF	2002/09/24 11:49
S6	1	(floating adj1 point) and ((instruction adj1 set) and (mode adj1 identifier))	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	OFF	2002/09/24 11:50
S7	4	(floating adj1 point) and (mode adj1 identifier)	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	OFF	2002/09/24 12:51
S8	214	(floating adj1 point adj1 registers) and (instruction adj1 sets)	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	OFF	2003/02/03 13:23
S9	80	((floating adj1 point adj1 registers) and (instruction adj1 sets)) and indicator	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	OFF	2002/09/24 13:29
S10	40	(mode adj1 indicator) and (floating adj1 point)	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	OFF	2002/09/24 15:00
S11		"Richter.in"	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	OFF	2002/09/24 15:02

S12	2255	(RICHTER-ET-AL)".in"	US-PGPUB;	OR	OFF	2002/09/24 15:02
312	2233	(RICHTER-ET-AL) .III	USPAT; EPO; JPO; DERWENT	OK .	011	2002/03/24 13:02
S13	2255	(RICHTER-ET-AL)".in" and 712/?. ccls	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	OFF	2002/09/24 15:02
S14	2255	(RICHTER-ET-AL)".in" and (712/?)". ccls"	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	OFF	2002/09/24 15:02
S15	2255	(RICHTER-ET-AL)".in" and (("712"/)".ccls")	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	OFF	2002/09/24 15:03
S16	2255	(RICHTER-ET-AL)".in" and CISC	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	OFF	2002/09/24 15:03
S17	21	((RICHTER-ET-AL)".in") and CISC	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	OFF	2002/09/24 15:40
S18		((RICHTER-ET-AL)".in") and (instruction adj1 sets)	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	OFF	2002/09/24 15:45
S19	97	((712/222).CCLS.) and (floating adj1 point adj1 unit)	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	OFF	2002/09/25 09:59
S20		("5487684").PN.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT	OR	OFF	2002/09/26 08:06
S21	2	("5481684").PN.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT	OR	OFF	2002/09/26 08:07
S22	14	(RICHTER-DAVID-E)".in"	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	OFF	2002/09/26 08:07

S23	609	floating adj1 point adj1 units	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	OFF	2002/09/26 10:49
S24	129	(floating adj1 point adj1 units) and (floating adj1 point adj1 registers)	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR .	OFF	2002/09/26 10:50
S25	95	((712/222).CCLS.) and (@pd >= "19990215")	USPAT; EPO; JPO	OR	OFF	2003/02/03 13:17
S26	218	(floating adj1 point adj1 registers) and (instruction adj1 sets) and (@ pd >= "19990215")	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	OFF	2003/02/03 13:24
S27	3	(RISC near4 size) with (CISC near4 size)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2004/01/27 10:22
S28	7	different with (instruction adj1 size\$1)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2003/06/09 10:14
S29	1	Blomgren and (RISC near4 size) and (CISC near4 size)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2003/06/09 11:01
S30	199	(712/222).CCLS.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT	OR	OFF	2003/06/09 11:19
S31	· 95	(BLOMGREN-JAMES-S)".in"	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2003/06/09 11:21
S32	4	(RISC near4 size) and (CISC near4 size)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2003/06/09 13:07
S33	123	(first adj1 instruction adj1 set) near4 (second adj1 instruction adj1 set)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2003/10/21 11:09
S34	9	((first adj1 instruction adj1 set) near4 (second adj1 instruction adj1 set)) near4 mode	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2003/10/21 11:07
S35	1	(((first adj1 instruction adj1 set) near4 (second adj1 instruction adj1 set)) same mode) same (floating\$point adj1 register\$1)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2003/10/21 11:07

			•			
S36		(((first adj1 instruction adj1 set) near4 (second adj1 instruction adj1 set)) same mode) and (floating\$point adj1 register\$1)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2003/10/21 11:08
S37	2	(first adj1 instruction adj1 set) near4 (second adj1 instruction adj1 set) near4 size	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2003/10/21 11:09
S38	87	((712/222).CCLS.) and @pd>="20000215"	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2003/10/29 08:56
S39	. 4	(RISC near4 size) with (CISC near4 size)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2004/01/27 10:22
S40	18	(RISC and CISC) near4 mode	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2004/01/27 10:22
S41	1	("5,961,632").PN.	US-PGPUB; USPAT; USOCR; EPO; JPO; IBM_TDB	OR	OFF	2004/01/27 11:50
S42	0	((instruction adj1 sets) near4 (differ\$3 near4 word adj1 size)) same (float\$3 adj1 point\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	OFF	2004/06/24 11:10
S43	0	((instruction adj1 sets) near4 (word adj1 size)) same (float\$3 adj1 point\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	OFF	2004/06/24 11:10
S44	0	((instruction adj1 sets) with (word adj1 size)) same (float\$3 adj1 point\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	OFF	2004/06/24 11:10
S45	0	((instruction adj1 sets) near4 (size)) same (float\$3 adj1 point\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	OFF	2004/06/24 11:10
S46	0	((instruction adj1 sets) near4 (word adj1 size))	US-PGPUB; USPAT; , EPO; JPO; DERWENT	OR	OFF	2004/06/24 11:10
S47	0	((instruction adj1 sets) near4 (word adj1 size))	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	OFF	2004/06/24 11:10

			•			
S48	2	((instruction adj1 sets) same (word adj1 size))	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	OFF	2004/06/24 12:33
S49	2	((first adj1 instruction adj1 set) near4 (second adj1 instruction adj1 set)) near4 size	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	OFF	2004/06/24 12:34
S50	4	((first adj1 instruction adj1 set) near4 (second adj1 instruction adj1 set)) with size	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	OFF	2004/06/24 12:34
S51	51	(floating ad1j point) near4 instruction\$1 near4 size	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2004/06/24 13:46
S52	10	(floating ad1j point) near4 (instruction\$1 adj1 size)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2004/06/24 13:45
S53	17	(floating adj1 point) near4 instruction\$1 near4 size	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2004/06/24 13:56
S54	3	(floating adj1 point) near4 (instruction\$1 adj1 size)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2004/06/24 13:48
S55	4	(floating adj1 point) with (instruction\$1 adj1 size)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2004/06/24 13:56
S56	22	(floating adj1 point) same (instruction\$1 adj1 size)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2004/06/24 14:20
S57	0	((float\$3 adj1 point\$3) adj1 instruction\$1) near4 (integer\$1 adj1 instrution\$1) near4 size	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2004/06/24 14:21
S58	0	((float\$3 adj1 point\$3) adj1 instruction\$1) with (integer\$1 adj1 instrution\$1) with size	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR .	OFF	2004/06/24 14:21
S59	0	(((float\$3 adj1 point\$3) and integer) adj1 instruction\$1) with size	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2004/06/24 14:21

			<u>-</u>			
S60	13	(float\$3 adj1 point\$3 adj1 instruction\$1) with size	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2004/06/24 14:22
S61	34	dual adj1 instruction adj1 set\$1	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR .	OFF	2004/06/24 14:57
S62	0	(dual adj1 instruction adj1 set\$1) same (instruction adj1 size\$1)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2004/06/24 15:09
S63	6	(dual adj1 instruction adj1 set\$1) same size\$1	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2004/06/24 15:09
S64	2	(("5497341") or ("5442577")).PN.	US-PGPUB; USPAT; USOCR; EPO; JPO; IBM_TDB	OR	OFF	2004/06/25 13:34
S65	1	("5751614").PN.	US-PGPUB; USPAT; USOCR; EPO; JPO; IBM_TDB	OR	OFF	2004/06/25 13:35
S66	42	"5481693"	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2004/06/25 13:47
S67	1	("5481693").PN.	US-PGPUB; USPAT; USOCR; EPO; JPO; IBM_TDB	OR	OFF	2004/06/25 13:47
S68	45	shar\$3 near4 (floating adj1 point adj1 register\$1)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2004/06/25 14:30
S69	15	(speculat\$3 adj1 load\$1) near4 identif\$3	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2004/06/25 14:31
S70	18	(speculat\$3 adj1 load\$1) near4 identif\$4 .	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2004/06/25 14:33

674		(110 205:12		055	2004/05/25 11.25
S71	0	(speculat\$3 adj1 load\$1) near4 identif\$4 near4 mode	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2004/06/25 14:33
S72	0	(speculat\$3 adj1 load\$1) near4 identif\$4 with mode	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2004/06/25 14:33
S73	1	(speculat\$3 adj1 load\$1) near4 identif\$4 same mode	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2004/06/25 14:38
S74	11	(speculat\$3 adj1 load\$1) near4 mode	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2004/06/25 14:41
S75	13	(speculat\$3 adj1 load\$1) with mode	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2004/06/25 14:42
S76	12	(speculat\$3 adj1 load\$1) near4 enabl\$3	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2004/06/25 14:42
S77	228	(712/222).CCLS.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT	OR	OFF	2004/06/25 15:09
S78	· 2	(("5481684") or ("5781750")).PN.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2004/11/30 16:15
S79	1	("5481693").PN.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2004/12/02 15:21
S80	112	((712/222).CCLS.) and @pd>="20000215"	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2004/12/08 15:27
S81	272	(712/222).CCLS.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT	OR	OFF	2007/01/20 22:47

Sign in

Google

 Web
 Images
 Video
 News
 Maps
 more »

 RISC + CISC + PowerPC + x86
 Search
 Advanced Search Preferences

Web

Results 1 - 10 of about 73,600 for <u>RISC</u> + <u>CISC</u> + <u>PowerPC</u> + x86. (0.14 seconds)

Analysis: x86 Vs PPC - OSNews.com

RISC Vs CISC When Microprocessors such as x86 were first developed during the 1970s memories ... The current desktop PowerPC and x86 CPUs are the following: ... www.osnews.com/story.php?news_id=3997 - 27k - Cached - Similar pages

Analysis: x86 Vs PPC - OSNews.com

No need to convert CISC -> RISC ISA x86 CPUs are still compatible with the ... The PowerPC 970 is as predicted on OSNews [8] is a 64 bit PowerPC CPU based ... www.osnews.com/story.php?news_id=3997&page=3 - 30k - Cached - Similar pages [More results from www.osnews.com]

CISC Vs. RISC

In contrast to RISC, CISC chips have a large amount of different and complex ... This reduces the cost of **x86** - based microprocessors, while the **PowerPC** ... www.amigau.com/aig/riscisc.html - 17k - <u>Cached</u> - <u>Similar pages</u>

Reduced instruction set computer - Wikipedia, the free encyclopedia
The first x86 CPU to deploy RISC techniques was the NextGen Nx586, released in 1994, and it did this by expanding the majority of the CISC instructions into ... en.wikipedia.org/wiki/RISC - 59k - Cached - Similar pages

PowerPC - Wikipedia, the free encyclopedia

The **PowerPC** is designed along **RISC** principles, and allows for a ... Both PCI and **x86** are little-endian. Solaris and Windows NT for **PowerPC** also ran the ... en.wikipedia.org/wiki/**PowerPC** - 60k - <u>Cached</u> - <u>Similar pages</u>

BYTE.com

What if almost everything that has been written about the **PowerPC** 615 is backward? ... The dec oder translates **x86 CISC** instructions into simpler **RISC**-like ... www.byte.com/art/9511/sec7/art15.htm - 27k - <u>Cached</u> - <u>Similar pages</u>

Hell freezes over; it must've been the liquid cooling: Hannibal on ...

These people were on fire about PowerPC vs. x86, RISC vs. CISC, and the platform wars in general. They cared about things like elegance and orthogonality, ... arstechnica.com/articles/columns/mac/mac-20050608.ars/2 - 18k - Cached - Similar pages

Slashdot | Mac OS X Built For CISC, Not RISC

So as you all may already know, m68k and x86 are CISC architectures; PowerPC used in all new Macs is RISC. To make a long story short, Mac OS X uses an ABI ... apple.slashdot.org/article.pl?sid=02/10/21/1211236 - 85k - Cached - Similar pages

mike pan: cisc

Modern x86 and x64 processors like the Intel Core 2 Extreme and AMD 4x4 are ... The only remaining RISC CPU in the consumer market as of 2005 is PowerPC. ...

mpan3.homeip.net/page?cisc - 15k - Cached - Similar pages

[PDF] RISC versus CISC - IEEE Potentials

File Format: PDF/Adobe Acrobat

than their complex **x86** antecedents. The same basic mechanism is being, used in the latest **RISC** processors also,, including the **PowerPC** 604. ...

ieeexplore.ieee.org/iel1/45/9739/00464688.pdf?arnumber=464688 - Similar pages

Result Page:

1 2 3 4 5 6 7 8 9 10

Next

Get organized for the new year with Google Desktop.

RISC + CISC + PowerPC + x86

Search

Search within results | Language Tools | Search Tips | Dissatisfied? Help us improve

Google Home - Advertising Programs - Business Solutions - About Google

©2007 Google